

mealy - moore → 4 states
 depends state only

3 states
 state
 current
 input

FSM → moore
 Busy, sel, Ser-En

Mux
 States depend on States
 not current input

3 Blocks

Block → memory / rst

5 حالات

Block → next stage

$$2^2 = 4$$

current 000 3 bit

Block → output

$$2^3 = 8$$

next

3 bits = s₀

5 States

s₂

s₃

s₄

IDLE

→ start

→

8 Bits →

parity

→ stop

وضع الراحة

s₁

P.en

P.0

1

tx-out = 1

v-input = 1

Ser-en

.. & v-input = 0

parity Bit

معلومات بين من غير

2nd Block

Case (current)

next → state

التي هي

فرضها هو خلافها

default

بالمعنى

معلومات

odd

even

معلومات

معلومات

default

1 d se

مع عدم وجود

latch

بمعنى


لا فرق فيه

```

Case ( )
    if begin
    end
end Case

```

3rd block (out put)



S0	S1	S2	S3	S4
TX-out = 1	Busy	Busy	Busy	Busy
stop 11 vi				X
v-input = 0	ser-en	ser-en	par-en	
Busy	par-en	par-en	ser-en	
sel = 11	00	01	10	11
	initials			
	permit c			

selector 11, initials, permit c

latch

TX-out Bit

initials